High Breakdown Voltage Analysis of DIMOSFET with Linear Doping Profile in the Drift Region for 3C-SiC Wafer

Parag Parashar 1, and Sunny Chugh 2

1Department of Electronics and Communication, Amity University Haryana, Gurgaon-122413, India

ABSTRACT

The aim of the present work is to analyze 3C-SiC Double Implanted Metal Oxide Semiconductor Field Effect Transistor (DIMOSFET) with linearly graded doping profile in the drift region for high breakdown voltages. By varying the device height ‘h’ and concentration gradient ‘a’ various calculations have been made for optimum profiles with high breakdown voltages. When the device height is set at 300 µm, a maximum breakdown voltage of 280 kV has been estimated with concentration gradient ‘a’ as \( \frac{66.6}{10^{16}} \) cm\(^{-3}\) and drain end doping concentration as \( \frac{2}{10^{19}} \) cm\(^{-3}\). Wolfram Mathematica and Matlab have been used for various equation solving and plotting purposes.

Keywords: Avalanche breakdown voltage, concentration gradient, DIMOSFET, Punch through breakdown voltage, Silicon carbide (SiC)

Introduction

Silicon carbide (SiC) is a wide band gap compound semiconductor that can be used for high-voltage switching applications, high temperature electronics, and high power microwave applications in the 1-10 GHz range. Due to its extreme thermal stability, wide band gap, high saturated drift velocity, high breakdown electric field and high thermal conductivity SiC is a probable material for various applications. SiC exists in a number of poly-types. Stacking order of double layers between carbon and silicon atoms determines a type \( ^1 \). The most important poly-types of SiC are cubic (3C) and hexagonal (4H and 6H) forms. These poly-types differ in both band gap energies and electronic properties \( ^2 \). Thus band gap varies with the polytype from 2.2eV for 3C-SiC over 2.86eV for 6H-SiC to 3.2eV for 4H-SiC. 3C- SiC poly-type is superior as compared to other poly-types due to isotropic electron Hall mobility \( ^3 \), smaller band gap (that permits “inversion” at lower electric field strengths). Due to presence of interface states in conduction band there is no effect on the transport properties of the channel \( ^4 \). However, lack of techniques to grow semiconductor crystalline substrate and epilayers has been a factor for the under development of 3C-SiC power devices and their practical applications. However, recently a lot of work has been done in the area of crystal growth in order to get defect free 3C-SiC wafers \( ^5 \). HOYA (Japan) has developed a low temperature process \( (1000^\circ C) \) for the growth of 3C-SiC films on 150 mm Si wafers and by increasing the deposition rate managed to grow a 300 µm thick, freestanding 3C-SiC film after removing the Si substrate \( ^6 \). So in this paper, device height ‘h’ has not been used in excess of 300 µm.

Analysis of DIMOSFET for high breakdown voltage

Fabrication of DIMOSFET structure is normally done by planar diffusion technology. A gate such as poly silicon is used in this process. The edge of the poly silicon gate serves as a common window for the diffusion of p-base and n+-source regions. Figure 1 shows a cross section of a power DIMOSFET. Surface channel is formed due to the lateral difference in diffusion between the p-base and n+-source regions. Figure 1 shows a cross section of a power DIMOSFET. Surface channel is formed due to the lateral difference in diffusion between the p-base and n+-source regions. The p-base region and the n-drift region junction determine the forward blocking capability of the device.

---

The p-base and n-drift region junction is reverse-biased by applying a positive bias to the drain and short-circuiting the gate to the source. Thus, the drain voltage is supported by the extension of a depletion layer on both sides of the junction. However, due to lower doping level of n-drift region as compared to p-base region, the depletion layer extends primarily into the n-drift region. By applying a positive bias to the gate electrode, a conductive path between the n+-source primarily into the n-drift region. By applying a positive bias to the drain and short-circuiting the n-drift region and through conductive channel by the application of a positive drain voltage. In this paper linearly graded doping profile has been assumed in the drift region of DIMOSFET and analysis has been done in order to get high breakdown voltage.

**Punch through breakdown voltage \( V_{\text{BPT}} \) and Avalanche breakdown voltage \( V_{\text{BAV}} \)**

The depletion region width at breakdown can be estimated by first calculating the depletion width for punch through breakdown voltage \( V_{\text{BPT}} \) and the same can be obtained by

\[
W = (12 \varepsilon_s V_R / e a)^{1/3}
\]

(1)

where \( \varepsilon_s \) is the relative permittivity of the medium, \( 'a' \) is the concentration gradient (calculated by taking the difference in concentrations at drain end and source end and then dividing it by the device height), \( e \) is the charge on an electron and \( W \) is depletion region width at punch through breakdown. Analysis of equation (1) has been done in order to increase the reverse voltage to a value for which maximum depletion width does not go beyond the device height. That maximum value of reverse voltage is taken as punch through breakdown voltage \( V_{\text{BPT}} \). Avalanche breakdown voltage \( V_{\text{BAV}} \) for linearly doped profile is obtained by using the equation

\[
V_{\text{BAV}} = 2/3 E_c W'
\]

(2)

where \( E_c \) is the critical field and \( W' \) is depletion width at breakdown. For linearly graded profile critical electric field is given as

\[
E_c = (eaW^2 / 8\varepsilon_s)
\]

(3)

Depletion region widths at two breakdown voltages have been made equal to each other.

**Results and Calculations**

Calculations of the 3C-SiC DIMOSFET with a linearly graded drift region have been made by using a doping profile with a fixed doping level of \( 5 \times 10^{12} \) /cc near the source end and by taking different doping concentrations at the drain end. Three analysis have been made for the calculations of punch through breakdown voltages \( V_{\text{BPT}} \) and avalanche breakdown voltages \( V_{\text{BAV}} \) for linearly doped profiles depending upon the different values of device height ‘h’. The lower of these two breakdown voltages has been considered as the breakdown voltage of the device for that profile. Table 1 represents the first analysis, where device height has been set as 300 \( \mu \)m.

<table>
<thead>
<tr>
<th>Profiles</th>
<th>( N_D ) (cm(^{-3}))</th>
<th>( a ) (cm(^{-4}) ( \times 10^{16} ))</th>
<th>( E_c ) (V/cm) ( \times 10^5 )</th>
<th>( V_{\text{BPT}} ) (kV)</th>
<th>( V_{\text{BAV}} ) (kV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 3 \times 10^{13} )</td>
<td>0.125</td>
<td>0.1169</td>
<td>155</td>
<td>0.1488</td>
</tr>
<tr>
<td>2</td>
<td>( 5 \times 10^{14} )</td>
<td>2.475</td>
<td>2.316</td>
<td>3.1</td>
<td>3.088</td>
</tr>
<tr>
<td>3</td>
<td>( 1 \times 10^{15} )</td>
<td>4.975</td>
<td>4.655</td>
<td>6.3</td>
<td>6.266</td>
</tr>
<tr>
<td>4</td>
<td>( 4 \times 10^{15} )</td>
<td>19.975</td>
<td>18.692</td>
<td>25</td>
<td>24.92</td>
</tr>
<tr>
<td>5</td>
<td>( 2 \times 10^{16} )</td>
<td>99.975</td>
<td>93.55</td>
<td>125</td>
<td>124.73</td>
</tr>
</tbody>
</table>

It can be seen that there is a constant increase in the values of two breakdown voltages as the concentration gradient ‘a’ increases. Values of two breakdown voltages are almost same for a given profile. For this analysis, a maximum breakdown voltage of 280 kV has been estimated with concentration gradient ‘a’ as \( 66.6 \times 10^{16} \) cm\(^{-4} \) and \( N_D \) as \( 2 \times 10^{16} \) /cc.
A maximum breakdown voltage of 124.73 kV has been calculated for this analysis with concentration gradient ‘a’ as 99.975×10¹⁴ cm⁻⁴ and N_D as 2×10¹⁶/μm².

Breakdown voltage analysis with device height as 100 μm has been done in table 3. For ‘a’ as 199.95×10¹⁴ cm⁻⁴ and N_D as 2×10¹⁶/μm², a maximum breakdown voltage of 31.184 kV has been estimated for the device.

Table 3. Results for breakdown voltages (V_BPT and V_BAV) for various doping profiles for h=100μm

<table>
<thead>
<tr>
<th>Profiles</th>
<th>N_D (cm⁻²)</th>
<th>A (cm⁻⁴) × 10¹⁶</th>
<th>E_C (V/cm) × 10⁵</th>
<th>V_BPT (kV)</th>
<th>V_BAV (kV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>3×10¹⁵</td>
<td>0.25</td>
<td>0.05848</td>
<td>0.039</td>
<td>0.0389</td>
</tr>
<tr>
<td>2.</td>
<td>5×10¹⁴</td>
<td>4.95</td>
<td>1.158</td>
<td>0.78</td>
<td>0.772</td>
</tr>
<tr>
<td>3.</td>
<td>1×10¹⁵</td>
<td>9.95</td>
<td>2.327</td>
<td>1.56</td>
<td>1.551</td>
</tr>
<tr>
<td>4.</td>
<td>4×10¹⁵</td>
<td>39.95</td>
<td>9.346</td>
<td>6.25</td>
<td>6.230</td>
</tr>
<tr>
<td>5.</td>
<td>2×10¹⁵</td>
<td>199.95</td>
<td>46.776</td>
<td>31.5</td>
<td>31.184</td>
</tr>
</tbody>
</table>

Figure 3. Variation of depletion width vs. reverse voltage for the three optimum profiles

Figure 3 shows the variation of depletion width with respect to reverse voltage for three profiles that yielded maximum breakdown voltage for their corresponding analysis.

It can be seen that as device height ‘h’ decreases, breakdown voltage also decreases. And a maximum breakdown voltage of 280 kV has been estimated for the device height of 300 μm.

In conclusion it can be said that with linear graded doping profile in drift region of 3C-SiC DIMOSFET breakdown voltage has a direct relationship with device height. As device height ‘h’ increases, breakdown voltage also increases.

Acknowledgments

We would like to express our special thanks and deep sense of gratitude to Dr. A.K. Chatterjee, Professor, ECE Department, Thapar University, for their guidance, effort and valuable suggestions during the period of work.

References and notes


Parag Parashar received his B.E degree in Electronics and Communication from Maharshi Dayanand University, India in 2010 and his Masters in Engineering in Electronics and Communication in 2012 from Thapar University Patiala, India. Currently he is working as a Lecturer in Amity University Haryana, India. His research interests include Power Semiconductor Devices.

Sunny Chugh received his B.Tech degree in Electronics and Communication from Maharshi Dayanand University, India in 2008 and his M.Tech in Electronics and Communication in 2012 from Thapar University Patiala, India. Currently he is working as a Lecturer in Amity University Haryana, India. His research interests include Optical Communications.